2 chipset, Chipset -21, Execute disable bit [enabled – Asus P5VD2-X Manuel d'utilisation

Page 69: Cpu l1 & l2 cache [enabled, Virtualization technology [enabled, Enhanced intel speedstep (tm) tech. [enabled, Hyper-threading technology [enabled, Dram clock/drive control dram frequency [auto, Options de configuration: [disabled] [enabled

Advertising
background image

ASUS P5VD2-X

2-21

Execute Disable Bit [Enabled]

Options de configuration: [Disabled] [Enabled]

CPU L1 & L2 Cache [Enabled]

Options de configuration: [Disabled] [Enabled]

L’élément suivant n’apparaît que si vous avez installé un CPU intel(R)

supportant cette fonction.

Virtualization Technology [Enabled]

Options de configuration: [Disabled] [Enabled]

Enhanced Intel SpeedStep (tm) Tech. [Enabled]

Options de configuration: [Disabled] [Enabled]

Hyper-Threading Technology [Enabled]

Options de configuration: [Disabled] [Enabled]

2.4.2

Chipset

DRAM Clock/Drive Control

DRAM Frequency [Auto]

Options de configuration: [Auto] [400 MHz] [533 MHz]

Select Menu

Item Specific Help

Phoenix-Award BIOS CMOS Setup Utility

Advanced

Chipset

DRAM Clock/Drive Control

Frequency/Voltage control

Top Performance [Disabled]

Primary Display Adapter [PCI-E]

Select Menu

Item Specific Help

Support DDR Frequency from

333Mhz to 533Mhz.

Phoenix-Award BIOS CMOS Setup Utility

Advanced

DRAM Clock/Drive Control

Current DRAM Frequency

266MHz

DRAM Frequency

[Auto]

DRAM Timing Selectable

[By SPD]

x CAS Latency Time

4

x Bank Interleave

4 Bank

x Precharge to Active(Trp)

4T

x Active to Precharge(Tras)

12T

x Active to CMD(Trcd)

4T

x REF to ACT/REF(Trfc)

27T/28T

x ACT(0) to ACT(1) (TRRD)

2T

Advertising