Chapitre 3 – Asus P6T SE Manuel d'utilisation

Page 71

Advertising
background image

ASUS P6T SE

3-15

Chapitre 3

DRAM FOUR ACT WIN Time [Auto]

Options de configuration :[Auto] [1 DRAM Clock] – [63 DRAM Clock]
DRAM Back-To-Back CAS# Delay [Auto]

Options de configuration :[Auto] [1 DRAM Clock] – [32 DRAM Clock]

2nd Information: 1N-53-0-0

Les valeurs varient selon le réglage des sous-éléments suivants :

DRAM Timing Mode [Auto]

Options de configuration :[Auto] [1N] [2N] [3N]
DRAM Round Trip Latency on CHA [Auto]

[Auto] [Advance 15 Clock]–[Advance 1 Clock] [Normal] [Delay 1 Clock]

[Delay 15 Clock]
DRAM Round Trip Latency on CHB [Auto]

[Auto] [Advance 15 Clock]–[Advance 1 Clock] [Normal] [Delay 1 Clock]

[Delay 15 Clock]
DRAM Round Trip Latency on CHC [Auto]

[Auto] [Advance 15 Clock]–[Advance 1 Clock] [Normal] [Delay 1 Clock]

[Delay 15 Clock]

3rd Information: 6-6-13-9-9-9-7-6-4-7-7-4

Les valeurs varient selon le réglage des sous-éléments suivants :

DRAM WRITE to READ Delay(DD) [Auto]

Options de configuration :[Auto] [1 DRAM Clock] – [8 DRAM Clock]
DRAM WRITE to READ Delay(DR) [Auto]

Options de configuration :[Auto] [1 DRAM Clock] – [8 DRAM Clock]
DRAM WRITE to READ Delay(SR) [Auto]

Options de configuration :[Auto] [10 DRAM Clock] – [22 DRAM Clock]
DRAM READ to WRITE Delay(DD) [Auto]

Options de configuration :[Auto] [2 DRAM Clock] – [14 DRAM Clock]
DRAM READ to WRITE Delay(DR) [Auto]

Options de configuration :[Auto] [2 DRAM Clock] – [14 DRAM Clock]
DRAM READ to WRITE Delay(SR) [Auto]

Options de configuration :[Auto] [2 DRAM Clock] – [14 DRAM Clock]
DRAM READ to READ Delay(DD) [Auto]

Options de configuration :[Auto] [2 DRAM Clock] – [9 DRAM Clock]
DRAM READ to READ Delay(DR) [Auto]

Options de configuration :[Auto] [2 DRAM Clock] – [9 DRAM Clock]
DRAM READ to READ Delay(SR) [Auto]

Options de configuration :[Auto] [4 DRAM Clock] [6 DRAM Clock]

Advertising