Chapitre 3, 3 ht link speed [auto, Dram timing configuration – Asus M4N82 Deluxe Manuel d'utilisation

Page 72

Advertising
background image

ASUS M4N82 Deluxe

3-13

Chapitre 3

Memory Configuration

Ai Tweaker

Memory Configuration

Bank Interleaving

[Auto]

Channel Interleaving

[Auto]

MemClk Tristate C3/ATLVID

[Disabled]

Memory Hole Remapping

[Enabled]

DCT Unganged Mode

[Auto]

Power Down Enable

[Disabled]

Enable Bank Memory

Interleavng.

Bank Interleaving [Auto]

Options de configuration : [Disabled] [Auto]
Channel Interleaving [Auto]

Options de configuration : [Disabled] [Address bits 6] [Address bits 12]

[XOR of Address bits [20:16, 6] [XOR of Address bits [20:16, 9]] [Auto]
MemClk Tristate C3/ATLVID [Disabled]

Options de configuration : [Disabled] [Enabled]
Memory Hole Remapping [Enabled]

Options de configuration : [Disabled] [Enabled]
DCT Unganged Mode [Auto]

Options de configuration : [Auto] [Enabled] [Disabled]
Power Down Enable [Disabled]

Options de configuration : [Disabled] [Enabled]

Power Down Mode [Channel]

N’apparaît que si vous activez l’option Power Down Enable.

Options de configuration : [Channel] [Chip Select]

3.5.3

HT Link Speed [Auto]

Permet de sélectionner la vitesse du lien HyperTransport.

Options de configuration : [Auto] [200MHz] [400MHz] [600MHz] [800MHz] [1 GHz] [1.2 GHz]

[1.4 GHz] [1.6 GHz] [1.8 GHz]

DRAM Timing Configuration

Cet élément n’apparaît que si l’option

AI Overclocking

est réglée sur

[Manual] et permet de

modifier les paramètres de timing avancés de la DRAM.

Ai Tweaker

DRAM Timing Configuration

DRAM Command Rate

[Auto]

DRAM Timing Mode

[Auto]

DCT0/DCT1 Strength Config

[Auto]

DRAM Command Rate:

1T: DRAM address and

control signals are

driven for one MEMCLK

cycle.

Advertising