Asus P7P55D LE Manuel d'utilisation

Page 50

Advertising
background image

2-12

Chapitre 2 : Le BIOS

DRAM RAS# to CAS# Delay [Auto]

Options de configuration : [Auto] [3 DRAM Clock] [4 DRAM Clock] – [14 DRAM Clock]

[15 DRAM Clock]
DRAM RAS# PRE Time [Auto]

Options de configuration : [Auto] [3 DRAM Clock] [4 DRAM Clock] – [14 DRAM Clock]

[15 DRAM Clock]
DRAM RAS# ACT Time [Auto]

Options de configuration : [Auto] [3 DRAM Clock] [4 DRAM Clock] – [30 DRAM Clock]

[31 DRAM Clock]
DRAM RAS# to RAS# Delay [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [7 DRAM Clock]
DRAM REF Cycle Time [Auto]

Options de configuration : [Auto] [30 DRAM Clock] [36 DRAM Clock]

[48 DRAM Clock] [60 DRAM Clock] [72 DRAM Clock] [82 DRAM Clock]

[88 DRAM Clock] [90 DRAM Clock] [100 DRAM Clock] [110 DRAM Clock] [122 DRAM

Clock] [132 DRAM Clock] [140 DRAM Clock] [150 DRAM Clock] [160 DRAM Clock]

[170 DRAM Clock] [180 DRAM Clock]
DRAM WRITE Recovery Time [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [18 DRAM Clock]
DRAM READ to PRE Time [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [15 DRAM Clock]
DRAM FOUR ACT WIN Time [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [63 DRAM Clock]

2nd Information: 3N-255-255

Les valeurs varient selon le réglage des sous-éléments suivants :

DRAM Timing Mode [Auto]

Options de configuration : [Auto] [1N] [2N] [3N]
DRAM Round Trip Latency on CHA [Auto]

[Auto] [Advance 15 Clock]–[Advance 1 Clock] [Normal] [Delay 1 Clock] -

[Delay 15 Clock]
DRAM Round Trip Latency on CHB [Auto]

[Auto] [Advance 15 Clock]–[Advance 1 Clock] [Normal] [Delay 1 Clock] -

[Delay 15 Clock]

3rd Information: 8-8-25-17-17-17-9-9-6-9-9-6

Les valeurs varient selon le réglage des sous-éléments suivants :

DRAM WRITE to READ Delay(DD) [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [8 DRAM Clock]
DRAM WRITE to READ Delay(DR) [Auto]

Options de configuration : [Auto] [1 DRAM Clock] – [8 DRAM Clock]

Advertising